

This Page Is Inserted by IFW Operations  
and is not a part of the Official Record

## **BEST AVAILABLE IMAGES**

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images may include (but are not limited to):

- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS

**IMAGES ARE BEST AVAILABLE COPY.**

**As rescanning documents *will not* correct images,  
please do not report the images to the  
Image Problem Mailbox.**

F-049

(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property Organization  
International Bureau(43) International Publication Date  
4 April 2002 (04.04.2002)

PCT

(10) International Publication Number  
**WO 02127794 A2**(51) International Patent Classification<sup>7</sup>: **H01L 23/64**Drive, Chandler, AZ 85224 (US). FIGUEROA, David, G.  
[US/US]; 5025 E. Hilton Avenue, Mesa, AZ 85206 (US).

(21) International Application Number: PCT/US01/30295

(22) International Filing Date:

27 September 2001 (27.09.2001)

(74) Agents: MALLIE, Michael, J. et al.; Blakely Sokoloff  
Taylor & Zafman, 7th Floor, 12400 Wilshire Boulevard,  
Los Angeles, CA 90025 (US).

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:

09/675,789 29 September 2000 (29.09.2000) US


(71) Applicant (for all designated States except US): INTEL  
CORPORATION [US/US]; 2200 Mission College Boule-  
vard, Santa Clara, CA 95052 (US).(81) Designated States (national): AE, AG, AL, AM, AT, AU,  
AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU,  
CZ, DE, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GE, GH,  
GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC,  
LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW,  
MX, MZ, NO, NZ, PH, PL, PT, RO, RU, SD, SE, SG, SI,  
SK, SL, TJ, TM, TR, TT, TZ, UA, UG, US, UZ, VN, YU,  
ZA, ZW.(84) Designated States (regional): ARIPO patent (GH, GM,  
KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZW), Eurasian  
patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European  
patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE,  
IT, LU, MC, NL, PT, SE, TR), OAPI patent (BF, BJ, CF,  
CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD,  
TG).

(72) Inventors; and

(75) Inventors/Applicants (for US only): LI, Yuan-Liang  
[—/US]; 1422 West Hopi Drive, Chandler, AZ 85224  
(US). CHUNG, Chee-Yee [MY/US]; 1422 West Hopi

[Continued on next page]

(54) Title: INTEGRAL CAPACITOR USING EMBEDDED ENCLOSURE FOR EFFECTIVE ELECTROMAGNETIC RADIATION REDUCTION



(57) Abstract: In one embodiment of the invention, an integral capacitor includes a power plane, a ground plane, and a dielectric layer. The power plane has a power surface and a power periphery. The power plane couples power to signals of an integrated circuit operating at a fundamental frequency. The first ground plane has a first ground surface and a first ground periphery. The first ground plane couples ground to the signals. The first ground plane is separated from the power plane by a first distance. The first ground surface is larger than the power surface and the first ground periphery extends at least a second distance from the power periphery. The second distance is at least larger than N times the first distance. The dielectric layer is formed between the power plane and the first ground plane.

WO 02/27794 A2



**Published:**

— without international search report and to be republished  
upon receipt of that report

*For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.*

## INTEGRAL CAPACITOR USING EMBEDDED ENCLOSURE FOR EFFECTIVE ELECTROMAGNETIC RADIATION REDUCTION

### BACKGROUND

#### 1. Field of the Invention

5        This invention relates to packaging. In particular, the invention relates to component packaging.

#### 2. Description of Related Art

High performance integrated circuits are becoming more integrated, smaller and faster. As clock frequencies increase, radiation from packages and interposers becomes a  
10    serious electromagnetic interference (EMI) or electromagnetic compatibility (EMC) problem. In addition, as the footprint of integrated devices becomes smaller, discrete capacitors are not effectively attached close to the device because the size of discrete capacitors tend to be large. Even when capacitors are made integral to the device, large amount of instantaneously charged or discharged currents may cause undesirable EMI  
15    radiation.

Techniques to reduce EMI radiation have disadvantages. One technique uses metal enclosure to cover the entire device or the assembly including the motherboard. This technique is expensive and ineffective at higher frequencies.

Therefore, there is a need to have an efficient technique to package integrated  
20    circuits in a manner that will reduce electromagnetic radiation.

**BRIEF DESCRIPTION OF THE DRAWINGS**

The features and advantages of the present invention will become apparent from the following detailed description of the present invention in which:

Figure 1 is a diagram illustrating a packaged device in which one embodiment of  
5 the invention can be practiced.

Figure 2A is a diagram illustrating an embedded enclosure for organic land grid array according to one embodiment of the invention.

Figure 2B is a diagram illustrating an embedded enclosure for flip chip pin grid array according to one embodiment of the invention.

10 Figure 3A is a diagram illustrating a cross section view for the embedded enclosure according to one embodiment of the invention.

Figure 3B is a diagram illustrating a top view for the embedded enclosure according to one embodiment of the invention.

Figure 4 is a diagram illustrating a top view for the embedded enclosure with EMI  
15 contacts according to one embodiment of the invention.

Figure 5 is a diagram illustrating a top view for the embedded enclosure with EMI outer ring according to one embodiment of the invention.

Figure 6 is a diagram illustrating an integral capacitor with embedded enclosure according to one embodiment of the invention.

20 Figure 7 is a diagram illustrating a cross sectional view of the integral capacitor according to one embodiment of the invention.

### DESCRIPTION

In one embodiment of the invention, an integral capacitor includes a power plane, a ground plane, and a dielectric layer. The power plane has a power surface and a power periphery. The power plane couples power to signals of an integrated circuit operating at a fundamental frequency. The first ground plane have a first ground surface and a first ground periphery. The first ground plane couples ground to the signals. The first ground plane is separated from the power plane by a first distance. The first ground surface is larger than the power surface and the first ground periphery extends at least a second distance from the power periphery. The second distance is at least larger than N times the first distance. The dielectric layer is formed between the power plane and the first ground plane.

In the following description, for purposes of explanation, numerous details are set forth in order to provide a thorough understanding of the present invention. However, it will be apparent to one skilled in the art that these specific details are not required in order to practice the present invention. In other instances, well-known electrical structures and circuits are shown in block diagram form in order not to obscure the present invention.

Figure 1 is a diagram illustrating a packaged device 100 in which one embodiment of the invention can be practiced. The packaged device 100 includes an encapsulant 110, a die 120, an embedded enclosure 140, a plurality of contacts 145, a socket 150, and a printed circuit board (PCB) 160.

The encapsulant 110 encapsulated the die 120 and the embedded enclosure 140. The encapsulant 110 may be made by plastic or any appropriate material. The die 120 contains an integrated circuit having electronic circuits and signal traces connecting elements of the electronic circuits. The integrated circuit may be any type of integrated circuit such as a microprocessor, an application specific integrated circuit (ASIC), a programmable logic device (PLD), a digital signal processor (DSP), a gate array, a

memory device, a logic device, etc. The die 120 has a plurality of controlled collapse chip connection (C4) solder balls, or C4 bumps, 130. The C4 bumps 130 are attached to a plurality of metal conductive pads or C4 bump pads (not shown) on the top surface of the embedded enclosure 140.

- 5      The embedded enclosure 140 provides electromagnetic interference (EMI) shielding for the integrated circuit in the die 120 when operating. The embedded

10

The plurality of contacts 145 provide contacts to the socket 150. The contacts 145 may be pins for a pin grid array (PGA) or solder balls. The socket 150 provides placement of the encapsulant 110 onto the PCB 160. The socket 150 have a number of socket legs 170 to make contact with the signal, ground, and power traces/planes on the PCB 160.

- 15      The PCB 160 is an assembly having other circuits or packaged devices connected together.

Figure 2A is a diagram illustrating an embedded enclosure 140 for organic land grid array (OLGA) package according to one embodiment of the invention. The enclosure 140 includes an OLGA package enclosure 210 and an interposer 220.

- 3      The OLGA package enclosure 210 is used for OLGA packaging model. The OLGA package enclosure 210 has a plurality of solder balls 215. The solder balls 215 may be the C4 bumps which are attached to the top surface of the interposer 220. The interposer 220 provides mounting pins to allow insertion of the packaged device 100 into a pin grid array socket on the PCB.

Figure 2B is a diagram illustrating an embedded enclosure 140 for flip chip pin grid array (FCPGA) package according to one embodiment of the invention. The enclosure 140 has a contact array which consists of pins for the FCPGA and can be used directly to mount on a socket.

Figure 3A is a diagram illustrating a cross sectional view for the embedded enclosure 140 according to one embodiment of the invention. The enclosure 140 includes ground planes 310, 340, and 360, a signal plane 320, and power planes 330 and 350. The use of three ground planes and two power planes is for illustrative purposes only. Any number of ground and power planes can be used.

The ground planes 310, 340, and 360 are approximately of the same size, which is comparable to the size of the die 120 (Figure 1). The ground planes 310, 340, and 360 are connected by a connected via chain 370.

The signal plane 320 provides signal traces to the integrated circuit in the die 120 (Figure 1) and is located between the power plane 330 and the ground plane 310. The signals of the integrated circuit may operate at a fundamental frequency. For EMI and EMC considerations, typically the highest frequency of interest is approximately ten times the fundamental frequency. For example, this fundamental frequency may be the core frequency of the microprocessor. The power plane 330 provides power coupling to the signals of the integrated circuit in the die 120. The power plane 330 is connected to a power periphery.

Similarly, the ground planes 310, 340 and 360 have respective ground surfaces and ground peripheries and provide ground coupling for the integrated circuit of the die 120. To provide proper EMI and/or EMC reduction, the size and distance of the power planes 330 and 350, and the ground planes 310, 340, and 360 preferably follow a distinct relationship.

Suppose the distance between a ground plane and a power plane is  $H$ . The ground surface of the ground plane is larger than the power surface of the power plane. For



example, the ground surface 345 of the ground plane 340 is larger the power surface 355 of the power plane 350. The minimum distance between a ground periphery and a power periphery is  $S$ . In other words, from the top down, the power plane is covered by the ground plane and the distances between the edges of the power plane to the edges of the ground plane are equal to or larger than  $S$ .

In one embodiment, the distance relationship between  $S$  and  $H$  is  $S > 20H$ . This is known as the 20-H rule. This concept is premised on the fact that radio frequency (RF) currents exit on the outer edges of power planes due to magnetic flux leakage. The radio frequency currents cause fringing of current between power and ground planes, thereby radiating RF energy into free space. To minimize the fringing effect, the ground plane is larger than the power plane (e.g., 20-H). In alternative embodiments,  $S$  may be less than 20 times  $H$ , and may be  $10H$ ,  $5H$ , or even  $1H$ .

Figure 3B is a diagram illustrating a top view for the embedded enclosure according to one embodiment of the invention. The top view shows the ground plane 340 is above the power plane 350.

The ground and power planes 340 and 350 have peripheries 347 and 357, respectively. The distance between the power periphery 357 and ground periphery 347 is at least  $S$ . In other words, the distance between the power periphery 357 and ground periphery 347 does not have to be uniformly equal to  $S$ , but could be equal to or larger than  $S$ . Furthermore, although the periphery is shown to be rectangular, any shape or form can be used, e.g., square, circular, triangular, or even irregular, as long as the distance relationship is maintained.

The ground plane 340 has the connected via chain 370 which includes a number of vias located around the first ground periphery 347 and outside the power periphery 357. The vias having adjacent vias which are spaced apart by a via distance  $d$ . In one embodiment, the via distance  $d$  is smaller than a quarter wavelength of the highest

frequency of interest. The distance between adjacent vias from one via to another may be different, but the maximum separation between adjacent vias should be less than a quarter wavelength of the highest frequency of interest.

Ideally, sinusoidal signals are perfect in that they only contain energy at one  
 5 frequency, and no harmonic energy, i.e., energy at multiples of the fundamental frequency. However, in reality, signals are not perfectly sinusoidal, and contain some energy at harmonic frequencies. For integrated circuits, the amount of energy radiated at different harmonic frequencies is typically measured to determine which harmonic frequencies, if any, have the highest amount of energy radiated. The fundamental frequency is then  
 10 multiplied by the value N, where the N-th harmonic has the highest amount of energy radiated. For example, if the 10-th harmonic radiates the highest amount of energy, the fundamental frequency is multiplied by 10. This value is then converted to wavelength, using the following equation:

$$c = \lambda * f \quad (1)$$

15 where c is the speed of light,  $\lambda$  is the wavelength, and f is the fundamental frequency. The spacing d between adjacent vias is then less than  $\lambda/4$ , according to the following equation:

$$d < \lambda/4 = c / (4 * N * f) \quad (2)$$

For example, if N = 10, f = 1 GHz, c =  $3 \times 10^8$  m/s, then:

$$20 \quad d < 3 \times 10^8 \text{ m/s} / (4 * 10 * 1 \times 10^9 \text{ cycles/s}) = 0.75 \text{ cm} \quad (3)$$

Figure 4 is a diagram illustrating a top view for the embedded enclosure 140 with EMI contacts according to one embodiment of the invention. The embedded enclosure 140 has the ground plane 340, the power plane 350, and a contact array 410.

The contact array 410 includes a number of contacts 420 made by appropriate contact type depending on the packaging type. For example, the contact array 410 may include an array of C4 bumps, BGA balls (for OLGA packaging), or pins (for FCPGA packaging). These contacts 420 may be connected to the power plane 350 and/or the  
5 ground plane 340. As shown in Figure 4, the contacts 420 are shown at random as filled black to indicate that they are connected to the power plane 350 and unfilled white to indicate that they are connected to the ground plane 340. The periphery of the contact array 410 is approximately the same as the periphery of the power plane 350.

The ground plane 340 has a plurality of adjacent contacts 420 to provide EMI  
10 shielding. The EMI adjacent contacts 420 are spaced apart by a contact distance  $d$  that is smaller than a quarter wavelength of the fundamental frequency. The calculations are the same as given by equations (1) through (3) above. The adjacent contacts 420 are the same type with the contacts 420 in the contact array 410. In other words, the adjacent contacts 420 may be controlled collapse chip connection (C4) bumps, ball grid array (BGA) balls,  
15 or flip chip pin grid array (FCPGA) pins.

Figure 5 is a diagram illustrating a top view for the embedded enclosure 140 with EMI outer ring according to one embodiment of the invention.

In this embodiment, there are no adjacent contacts outside the periphery of the power plane 350. Instead, the contact array 410 includes an inner ring 510 and an outer  
20 ring 520. The inner ring 510 includes contacts 515 that are connected to at least the ground plane 340 and the power plane 350. The outer ring 520 provides EMI shielding and includes contacts 525 of the same type that are attached to the ground plane 340. The contacts 515 and 525 may be C4 bumps, BGA balls (for OLGA packaging), or pins (for FCPGA packaging).

25 Figure 6 is a diagram illustrating a packaged device 600 using an integral capacitor with embedded enclosure according to one embodiment of the invention. The packaged

device 600 includes integral capacitors 610 and 640, a die 620, and a package substrate 630. The use of *two* integral capacitors 610 and 640 are for illustrative purposes only. In one embodiment, only one integral capacitor can be used. For example, the packaged device 600 may include either the integral capacitor 610 or the integral capacitor 640.

5        To reduce noise caused by high frequency signals and power fluctuations, there should be a number of bypassing capacitors. Using discrete capacitors in a typical circuit may occupy additional space and increase component and assembly costs. The integral capacitors 610 and 640 are integral to the packaged device 600 and therefore provide an effective means for noise reduction. In addition to providing capacitor bypassing, the  
0        integral capacitors 610 and 640 also provide electromagnetic radiation reduction. The integral capacitors 610 and 640 are essentially similar. The integral capacitor 610 is attached to the top surface of the die 620 by a number of C4 bumps 615 while the integral capacitor 640 is attached to the bottom surface of the package substrate 630 by a number of C4 bumps 645. Since the integral capacitors 610 and 640 are similar, a description of  
5        the integral capacitor 610 is sufficient.

      The die 620 contains an integrated circuit operating at a fundamental frequency. The die 620 is essentially similar to the die 120 shown in Figure 1. The die 620 has a number of C4 bumps 625 attached to metal conductive pads or C4 bump pads (not shown) on the top surface of the package substrate 630. The integral capacitors 610 and 640  
20        provide charge storage for the integrated circuit of the die 620.

      The package substrate 630 can be formed from a ceramic material or non-ceramic materials such as FR-4. The package substrate 630 is attached to pads on a printed circuit board (not shown) by a number of solder balls 650. The solder balls 650 may be the BGA balls.

5        The integral capacitors 610 and 640 are constructed using the embedded enclosure as described above. The integral capacitors 610 and 640 essentially form an embedded

Faraday cage to reduce electromagnetic radiation. The integral capacitors 610 and 640 typically have dimensions, size and shape comparable with the die 620. In one embodiment, the dimensions are approximately 1.5 cm x 1.5 cm. The capacitance value depends on the noise reduction requirements. Typical values range from 10 to 50 microfarads ( $\mu\text{F}$ ).

Figure 7 is a diagram illustrating a cross sectional view of the integral capacitor 610 according to one embodiment of the invention. The integral capacitor 610 includes ground planes 710, 730, and 750, power planes 720 and 740, dielectric material 715, and via chain 760. The use of three ground planes 710, 730, and 750, and two power planes 720 and 740 are for illustrative purposes only. In alternative embodiments, the integral capacitor 610 may include any number of ground and power planes. For example, the integral capacitor 610 may include only the ground plane 710 and the power plane 720.

The ground planes and the power planes follow the distance relationship as discussed above. For illustrative purposes, only the distance relationship between the ground plane 710 and the power plane 720 is described. The distance relationship for the other ground and power planes is similar.

The dielectric layer 715 is formed between the ground plane 710 and the power plane 720. The material of the dielectric layer 715 may be any suitable material having high dielectric constant  $k$ , such as FR-4 or X7-R.

The ground plane 710 has a ground surface and a ground periphery. The power plane 720 has a power surface and a power periphery. The ground surface is larger than the power surface. Suppose the distance between the power periphery and the ground periphery is  $S$  and the distance between the ground surface and the power surface is  $H$ , then the distance relationship between  $S$  and  $H$  is  $S > 20H$ . Like in the embedded enclosure, alternative embodiments may follow the relationship  $S > 10H$ ,  $S > 5H$ , or  $S >$

The via chain 760 includes a number of adjacent vias which are electrically connected to the ground plane 710 and electrically isolated from the power plane 720. Similarly to the embedded enclosure shown in Figure 3B, the adjacent vias are separated by a distance less than one quarter of the wavelength. The calculations of the wavelength  
5 follows the equations (1) through (3).

While this invention has been described with reference to illustrative embodiments, this description is not intended to be construed in a limiting sense. Various modifications of the illustrative embodiments, as well as other embodiments of the invention, which are apparent to persons skilled in the art to which the invention pertains are deemed to lie  
0 within the spirit and scope of the invention.

**CLAIMS**

What is claimed is:

1. An integral capacitor comprising:

a power plane having a power surface and a power periphery, the power plane  
5 coupling power to signals of an integrated circuit operating at a fundamental frequency;

a first ground plane having a first ground surface and a first ground periphery, the  
first ground plane coupling ground to the signals, the first ground plane being separated  
from the power plane by a first distance, the first ground surface being larger than the  
power surface and the first ground periphery extending at least a second distance from the  
10 power periphery, the second distance being at least larger than N times the first distance;  
and

a dielectric layer formed between the power plane and the first ground plane.

2. The integral capacitor of claim 1 further comprising:

a second ground plane having a second ground surface and a second ground  
15 periphery, the second ground plane being separated from the power plane by the third  
distance, the second ground surface being larger than the power surface and the second  
ground periphery extending at least a fourth distance from the power periphery, the fourth  
distance being at least larger than M times the third distance, the second ground plane  
being coupled to the first ground plane by a via chain connecting a first plurality of vias  
20 located around the first ground periphery to a second plurality of vias located around the  
second ground periphery, the first and second pluralities of vias having adjacent vias, the

adjacent vias being spaced apart by a via distance that is smaller than a quarter wavelength of the fundamental frequency.

3. The integral capacitor of claim 2 wherein the dielectric layer is made of a dielectric material having a high dielectric constant.

5 4. The integral capacitor of claim 1 wherein N is an integer ranging from 1 to 20.

5. The integral capacitor of claim 1 wherein M is an integer ranging from 1 to 20.

6. The integral capacitor of claim 1 wherein the first plurality of vias having  
10 electrical contact to a plurality of adjacent contacts, the adjacent contacts being spaced apart by a contact distance that is smaller than a quarter wavelength of the fundamental frequency.

7. The integral capacitor of claim 6 wherein the contacts are ones of  
controlled collapse chip connection (C4) bumps, ball grid array (BGA) balls, and flip chip  
15 pin grid array (FCPGA) pins.

8. The integral capacitor of claim 1 further comprises a contact array to connect to at least the first ground plane and the power plane.



9. The integral capacitor of claim 8 wherein the contact array is one of a C4 bump array, a BGA ball array, and a FCPGA pin array.

10. The integral capacitor of claim 9 wherein the ground plane has a plurality of adjacent contacts, the adjacent contacts being ones of controlled collapse chip connection (C4) bumps, ball grid array (BGA) balls, and flip chip pin grid array (FCPGA) pins and spaced apart by a contact distance that is smaller than a quarter wavelength of the fundamental frequency.

11. A packaged device comprising:

a die containing an integrated circuit;

10 a plurality of controlled collapse chip connection (C4) bumps attaching the die to a substrate; and

an integral capacitor attaching to the die to reduce radiation, the integral capacitor comprising:

15 a power plane having a power surface and a power periphery, the power plane coupling power to signals of an integrated circuit operating at a fundamental frequency,

20 a first ground plane having a first ground surface and a first ground periphery, the first ground plane coupling ground to the signals, the first ground plane being separated from the power plane by a first distance, the first ground surface being larger than the power surface and the first ground

periphery extending at least a second distance from the power periphery,  
the second distance being at least larger than N times the first distance, and  
a dielectric layer formed between the power plane and the first ground  
plane.

- 5           12.    The packaged device of claim 11 wherein the integral capacitor further  
comprising:

          a second ground plane having a second ground surface and a second ground  
periphery, the second ground plane being separated from the power plane by the third  
distance, the second ground surface being larger than the power surface and the second  
10   ground periphery extending at least a fourth distance from the power periphery, the fourth  
distance being at least larger than M times the third distance, the second ground plane  
being coupled to the first ground plane by a via chain connecting a first plurality of vias  
located around the first ground periphery to a second plurality of vias located around the  
second ground periphery, the first and second pluralities of vias having adjacent vias, the  
15   adjacent vias being spaced apart by a via distance that is smaller than a quarter wavelength  
of the fundamental frequency.

          13.    The packaged device of claim 12 wherein the dielectric layer is made of a  
dielectric material having a high dielectric constant.

          14.    The packaged device of claim 11 wherein N is an integer ranging from 1 to  
20   20.

15. The packaged device of claim 11 wherein M is an integer ranging from 1 to 20.
16. The packaged device of claim 11 wherein the first plurality of vias having electrical contact to a plurality of adjacent contacts, the adjacent contacts being spaced  
5 apart by a contact distance that is smaller than a quarter wavelength of the fundamental frequency.
17. The packaged device of claim 16 wherein the contacts are ones of controlled collapse chip connection (C4) bumps, ball grid array (BGA) balls, and flip chip pin grid array (FCPGA) pins.
- 10 18. The packaged device of claim 11 wherein the integral capacitor further comprises a contact array to connect to at least the first ground plane and the power plane.
19. The packaged device of claim 18 wherein the contact array is one of a C4 bump array, a BGA ball array, and a FCPGA pin array.
- 15 20. The packaged device of claim 19 wherein the ground plane has a plurality of adjacent contacts, the adjacent contacts being ones of controlled collapse chip connection (C4) bumps, ball grid array (BGA) balls, and flip chip pin grid array (FCPGA) pins and spaced apart by a contact distance that is smaller than a quarter wavelength of the fundamental frequency.

21. A method comprising:

coupling power to signals of an integrated circuit operating at a fundamental frequency by a power plane having a power surface and a power periphery;

5 coupling ground to the signals by a first ground plane having a first ground surface and a first ground periphery, the first ground plane being separated from the power plane by a first distance, the first ground surface being larger than the power surface and the first ground periphery extending at least a second distance from the power periphery, the second distance being at least larger than N times the first distance; and

forming a dielectric layer between the power plane and the first ground plane.

10 22. The method of claim 21 further comprising:

coupling a second ground plane to the first ground plane by a via chain, the second ground plane having a second ground surface and a second ground periphery, the second ground plane being separated from the power plane by the third distance, the second ground surface being larger than the power surface and the second ground periphery  
15 extending at least a fourth distance from the power periphery, the fourth distance being at least larger than M times the third distance, the via chain connecting a first plurality of vias located around the first ground periphery to a second plurality of vias located around the second ground periphery, the first and second pluralities of vias having adjacent vias, the adjacent vias being spaced apart by a via distance that is smaller than a quarter  
20 wavelength of the fundamental frequency.

23. The method of claim 22 wherein the dielectric layer is made of a dielectric material having a high dielectric constant.
24. The method of claim 21 wherein N is an integer ranging from 1 to 20.
25. The method of claim 21 wherein M is an integer ranging from 1 to 20.
- 5 26. The method of claim 21 wherein the first plurality of vias having electrical contact to a plurality of adjacent contacts, the adjacent contacts being spaced apart by a contact distance that is smaller than a quarter wavelength of the fundamental frequency.
27. The method of claim 26 wherein the contacts are ones of controlled collapse chip connection (C4) bumps, ball grid array (BGA) balls, and flip chip pin grid  
10 array (FCPGA) pins.
28. The method of claim 21 further comprises connecting to at least the first ground plane and the power plane by a contact array.
29. The method of claim 28 wherein the contact array is one of a C4 bump array, a BGA ball array, and a FCPGA pin array.
- 15 30. The method of claim 29 wherein the ground plane has a plurality of adjacent contacts, the adjacent contacts being ones of controlled collapse chip connection

(C4) bumps, ball grid array (BGA) balls, and flip chip pin grid array (FCPGA) pins and spaced apart by a contact distance that is smaller than a quarter wavelength of the fundamental frequency.

100




FIG.1




FIG. 2A




FIG. 2B



140




FIG.3A




FIG. 3B




FIG. 4

140




FIG. 5

600




FIG. 6




FIG. 7